http://www.hdlcon.org
Virtual Silicon
HP
Click here for EDAToolsCafe Click here for EDAToolsCafe Click here for Internet Business Systems Click here for Hewlett Packard Click here for EDAToolsCafe
Search:
  Home | EDAVision | Companies | Downloads | Interviews | Forums | News | Resources |  ItZnewz  | |   | PCBCafe
  Check Mail | Submit Material | Universities | Books & Courses | Events | Membership | Fun Stuff | Advertise |
 Browse eCatalog:  Subscribe to EDA Daily News
eCatalogAsic & ICPCBFPGADesign ServicesHardwareSIP
Email: 
 EDAToolsCafe 

Printer Friendly Version

iRoC Publishes White Paper To Call Industry Attention to Soft Error Threat

Design Solution Approach Uses Fault Tolerant Architecture

SANTA CLARA, Calif. - February 19, 2002 - iRoC Technologies, a leader in the field of integrated circuits robustness, announced availability of a new white paper titled "VDSM IC Logic and Memory Signal Integrity and Soft Errors." The semiconductor industry is facing new challenges in Very Deep Sub Micron Design (VDSM). As minimum layout dimensions continue to shrink, the number of functions that can be put on a S-o-C continues to grow and signal integrity becomes a major issue. Some of the growing effects are the so-called "transient errors" which are due to temporary conditions of use and the environment. Cross-coupling, ground bounce, external terrestrial radiations create more and more unpredictable transient and soft errors which affect system reliability.

Transient errors encompass multiple effects, which affect more and more the integrity of operation electronic systems using high-end and fast chips. Compared to permanent errors, tackled with DFT, ATE, ATPG, transient errors are particularly insidious because they are unpredictable, and undetectable errors causing system crashes for which the exact mechanisms are difficult to pinpoint. The paper puts forth Embedded Robustness IPs as the reliability insurance for a broad range of transient errors adding a minimum extra cost with no performance penalty.

Some key sections of the paper are:

  • Existing and New Challenges for VLSI designs
  • Sources of the Soft Error Problem
  • The Magnitude of the Transient Error Problem
  • Minimizing the Cost of Eliminating Transient Errors
  • Embedded Robustness IPs for Security, Availability and Reliability
  • A Design Environment Addressing Transient Errors in Logic

A copy of the white paper may be downloaded from iRoC Technologies at www.iroctech.com.

About iRoC Technologies
iRoC is an intellectual property (IP) provider in the semiconductor industry that embeds fault tolerance into integrated circuits. The iRoC embedded Robustness IP family consists of cost-effective design solutions, customized for any application, to be integrated as the self-correcting intelligence of the chip and the final system. iRoC also provides a RobustIP catalog. More information on the company's products and services can be obtained at www.iroctech.com.


For More Information:

Bob Ingols
iRoC Technologies Corp.
650-854-1260
bob.ingols@iroctech.com

Audrey Rambaud
iRoC Technologies Corp.
33 438 120 763
audrey.rambaud@iroctech.com

http://www.mentor.com/dsm/
http://www.mentor.com/dft/
http://www.mentor.com/pcb/
http://www.mentor.com/hdl_design/
SynaptiCAD


Click here for Internet Business Systems Copyright 2002, Internet Business Systems, Inc.
1-888-44-WEB-44 --- marketing@ibsystems.com